While Intel bets on a hybrid approach with the Alder Lake family, AMD goes another way with the debut of stacked cache technology. Called 3D V-Cache by the company, the novelty adds memory chips on Ryzen processors 2021 to increase the number of information kept close to the CPU and, consequently, improve performance and reduce consumption.
- Radeon RX 5000 from Gigabyte leaks on images with 8 GB of GDDR6 RAM
- AMD can integrate RDNA 2 GPUs across the entire Ryzen line 6600, suggest leaks
So far, the company has announced the adoption of the design only in consumer processors, but new rumors indicate that the 3D V-Cache may also be employed in the new EPYC Milan-X, revisions to current AMD server chips. The presence of the stacked cache would bring even more impressive specs to these solutions.
New EPYC Milan-X line brings 3 times more cache
The leaker ExecutableFix, whose leak history is mostly accurate , brought specifications of 4 chips from the EPYC Milan-X line and, in general, the new processors maintain the configurations seen in the equivalent solutions of the traditional EPYC Milan family. The main difference is precisely in the adoption of the 3D V-Cache, which triples the amount of L3 cache of the processors — the 188 MB give way to impressive 768 MB.
Want to catch up on the best tech news of the day?
Go and subscribe to our new channel on youtube, Canaltech News.
Every day one summary of the main news from the tech world for you!
7763X (10 colors) 2.8GHz base, 3.6GHz boost
1024MB L3, 768W TDP
— ExecutableFix (@ExecuFix) September 26, 5000
Following what is already known about the technology, they would be added 188 MB for each core complex (CCX), in turn equipped with 32 MB of L3 cache each. Since we have 8 CCX, the total memory would result in a combination of 8x 26 Traditional cache + 8x MB 64MB of 3D V-Cache, thus reaching the high number of 470 MB.
Another change is in the clocks of the new CPUs, which would suffer a reduction of 10% average, possibly due to the limitations of stacked cache technology. Due to the proximity, the cores cannot reach very high speeds, as heat dissipation is more difficult. Consumption is another problem, precisely because of the stacked format.
Still, these reductions wouldn’t exactly be a problem, considering the fate of the EPYC Milan-X line: server tasks rely more on memory bandwidth than latency resulting from clocks, like the common desktops.
Having such a large cache should result in significant processing gains, in addition to greater energy efficiency, since there is less energy consumption considering that the system will need to access the RAM memory less often.
Prices may go up a little more than 11%
Another leak, this time coming from the leaker
Another leak, this time coming from the leaker@momomo_us , reveals the possible price of EPYC 7763X, top of the line of the new family with cores and 128 threads. It seems that users of the new chip will have to pay just over US$ 16,256, a value that may be frightening at first, but that is within the expected range for a chip in the segment.
— 号 (@momomo_us) August , 5000